

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/716,533	11/20/2003	Hirotaka Tamura	100021-00135	6886
4372	7590 05/23/2005		EXAMINER	
ARENT FO		LAM, TUA	LAM, TUAN THIEU	
1050 CONNECTICUT AVENUE, N.W. SUITE 400			ART UNIT	PAPER NUMBER
WASHINGT	ON, DC 20036	2816		
			DATE MAILED: 05/23/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	10/716,533	TAMURA ET AL.			
Office Action Summary	Examiner	Art Unit			
	Tuan T. Lam	2816			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	38(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE!	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
1)⊠ Responsive to communication(s) filed on 20 April 2005. 2a)⊠ This action is FINAL. 2b)□ This action is non-final. 3)□ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims					
 4) Claim(s) 1 and 3-18 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) 18 is/are allowed. 6) Claim(s) 1,3-9,16 and 17 is/are rejected. 7) Claim(s) 10-15 is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement. 					
Application Papers					
9) The specification is objected to by the Examine 10) The drawing(s) filed on 20 November 2003 is/an Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction 11) The oath or declaration is objected to by the Ex	re: a)⊠ accepted or b)⊡ objector drawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). sected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:				

Application/Control Number: 10/716,533 Page 2

Art Unit: 2816

DETAILED ACTION

This is a response to the amendment filed 4/20/2005. Claims 1 and 3-18 are pending and are under examination.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1 and 3 are rejected under 35 U.S.C. 102(b) as being anticipated by Gabara et al. (USP 6,107,882). Figure 8A shows a buffer circuit (710, 720) receiving differential input signals (Vin, Vin), output signals (Vout, Vout-), a common mode level generator circuit (not shown) for generating a specific level of a common mode voltage (Vref) for the output signals to be output from said buffer circuit, and having a preferable voltage level as a common mode voltage of input signals of a next stage (amplifier 120 shown in figure 1) to which the output signal of said buffer circuit are supplied, a common mode voltage detection circuit (R1, R2, C1), a bias voltage adjusting circuit (810) for adjusting a bias voltage to be supplied to said buffer circuit so as to control the common mode voltage of the output signals of said buffer circuit substantially the same as the common mode voltage of the input signal of the next stage circuit by comparing an output signal of said common mode level generator circuit with an output signal of said common mode voltage detection circuit as called for in claims 1 and 3.
 - (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Application/Control Number: 10/716,533 Page 3

Art Unit: 2816

Claims 1 and 8-9 are rejected under 35 U.S.C. 102(e) as being anticipated by Yamamoto (USP 6,665,655). Figure 7 shows a buffer circuit (dashed box) receiving differential input signals (Vin, Vin-), output signals (Vout, Vout-), a common mode level generator circuit (not shown) for generating a specific level of a common mode voltage (Vref) for the output signals to be output from said buffer circuit, and having a preferable voltage level as a common mode voltage of input signals of a next stage circuit (triangle symbols) to which the output signals of said buffer circuit are supplied, a common mode voltage detection circuit (resistors connected to Vout+ and Vout-), a bias voltage adjusting circuit (comparator) for adjusting a bias voltage to be supplied to said buffer circuit so as to control the common mode voltage of the output signals of said buffer circuit substantially the same as the common mode voltage of the input signals of the next stage circuit by comparing an output signal of said common mode level generator circuit with an output signal of said common mode voltage detection circuit as called for in claim 1.

Regarding claims 8-9, the common mode voltage detection circuit (resistors connected to Vout+, Vout-) detects a common mode voltage of output signals of said next stage circuit (circuit with a triangular symbols).

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2816

4. Claims 4-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gabara et al. (USP 6,107,882) in view of Tichauer (USP 6,784,744). Figure 8A of Gabara et al. shows a buffer circuit (710, 720) receiving differential input signals (Vin, Vin), output signals (Vout, Vout-), a common mode level generator circuit (not shown) for generating a specific level of a common mode voltage (Vref) for the output signals to be output from said buffer circuit, and having a preferable voltage level as a common mode voltage of input signals of a next stage (amplifier 120 shown in figure 1) to which the output signal of said buffer circuit are supplied, a common mode voltage detection circuit (R1, R2, C1), a bias voltage adjusting circuit (810) for adjusting a bias voltage to be supplied to said buffer circuit so as to control the common mode voltage of the output signals of said buffer circuit substantially the same as the common mode voltage of the input signal of the next stage circuit by comparing an output signal of said common mode level generator circuit with an output signal of said common mode voltage detection circuit

The Gabara et al. reference does not show a low pass filter (resistor 133 and capacitor 134 of figure 3 of the present invention) for processing the output of the common mode level generator (12) as called for in claim 4.

Figure 1 of Tichauer shows a low pass filter (R1, C1) for filtering a reference voltage (Vb) providing a noise free reference signal. Therefore, it would have been obvious to a person skilled in the art at the time the invention was made to include the low pass filter in the circuit arrangement of Gabara et al. for the purpose of removing noise from the reference voltage Vref and to provide accurate comparison reference voltage.

Art Unit: 2816

Regarding claim 5, the combination reference of Gabara et al. and Tichauer shows first, second and third resistors (R1, R2 from Gabara et al., R1 from Tichauer).

Regarding claim 6, the combination reference of Gabara et al. and Tichauer shows first and second capacitors (C1 of Gabara et al., and C1 of Tichauer).

Regarding claim 7, the comparator is seen as the comparator 810.

Claims 16 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gabara et al. (USP 6,107,882) in view Jin et al. (USP 5,146,152). Figure 8A shows a buffer circuit (710) receiving differential input signals (Vin, Vin), output signals (Vout, Vout-), a common mode level generator circuit (not shown) for generating a specific level of a common mode voltage (Vref) for the output signals to be output from said buffer circuit, a common mode voltage detection circuit (R1, R2, C1), a bias voltage adjusting circuit (810) for adjusting a bias voltage to be supplied to said buffer circuit by comparing an output signal of said common mode level generator circuit with an output signal of said common mode voltage detection circuit. The Gabara et al. reference does not show the common mode level generator circuit comprises a constant current source. Jin et al.'s figure 6 shows a reference voltage generator (common mode level generator circuit) generates a reference voltage independent of temperature variation comprising a current source 31. Therefore, it would have been obvious to a person skilled in the art at the time the invention was made to use Jin et al's reference voltage generator for generating the reference voltage because the Jin et al.'s reference voltage is independent of temperature variation.

Regarding claim 17, the Gabara et al. does not shows a voltage divider for generating the reference voltage. Figure 1 of Jin et al. shows a voltage divider (50) generating a reference

Page 6

Art Unit: 2816

voltage. Therefore, it would have been obvious to a person skilled in the art at the time of the invention was made to use Jin et al.'s voltage divider for generating the reference voltage because it is simple to make and does not occupy lots of space on the chip.

Response to Arguments

- 5. Applicant's arguments filed 4/20/2005 have been fully considered but they are not persuasive.
- 6. Regarding the rejection of claims 1 and 3 as being anticipated by Gabara et al. reference, applicant argues that the Garbara reference fails to show a bias voltage adjusting circuit for adjusting a bias voltage to be supplied to said buffer circuit so as to control the common mode voltage of the output signals of said buffer circuit substantially the same as the common mode voltage of the input signal of the next stage circuit by comparing an output signal of said common mode level generator circuit with an output signal of said common mode voltage detection circuit is not persuasive. The output of the comparator 810 of Gabara adjusting the bias current of the translator 710 so that the common mode of the output signal becomes the common mode of the input voltage of the next stage (amplifier 120 of figure 1). The rejection is deemed to be proper thus claims 1 and 3 remain rejected under 35USC 102(b).
- 7. regarding the rejection of claims 1 and 8-9 as being anticipated by Yamamoto reference, applicant argues that Yamamoto fails to disclose a comparator is not persuasive. One skilled in the art would have recognized that the triangle symbol having plus and minus signs shown in figure 7 is comparator comparing the input signals supplied at the plus and minus signs. The rejection is deemed to be proper thus claims 1 and 8-9 remain rejected under 35USC 102(e).

Application/Control Number: 10/716,533 Page 7

Art Unit: 2816

Allowable Subject Matter

8. Claims 10-15 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

9. Claim 18 is presently allowed.

Conclusion

10. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tuan T. Lam whose telephone number is 571-272-1744. The examiner can normally be reached on Monday to Friday (7:30 am to 6:00pm).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, TIMOTHY P. CALLAHAN can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2816

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Tuan T. Lam

Primary Examiner

Art Unit 2816

5/19/2005